To access the full text documents, please follow this link: http://hdl.handle.net/2117/10688

The SARC architecture
Gaydadjiev, Georgi; Isaza, Sebastian; Ramírez Bellido, Alejandro; Cabarcas, Felipe; Juurlink, Ben; Álvarez Mesa, Mauricio; Sánchez Castaño, Friman; Azevedo, Arnaldo; Meenderinck, Cor; Ciobanu, Catalin
Universitat Politècnica de Catalunya. Departament d'Arquitectura de Computadors
2012-05-11
Àrees temàtiques de la UPC::Informàtica::Arquitectura de computadors
Heterogeneous computing
Multicore
Heterogeneous architecture
Accelerator
Programming model
Arquitectura d'ordinadors
Open Access
Article
         

Show full item record

Related documents

Other documents of the same author

Álvarez Mesa, Mauricio; Ramírez Bellido, Alejandro; Valero Cortés, Mateo; Azevedo, Arnaldo; Meenderinck, Cor; Juurlink, Ben
Álvarez Mesa, Mauricio; Ramírez Bellido, Alejandro; Azevedo, Arnaldo; Meenderinck, Cor; Juurlink, Ben; Valero Cortés, Mateo
Álvarez Mesa, Mauricio; Ramírez Bellido, Alejandro; Valero Cortés, Mateo; Azevedo, Arnaldo; Meenderinck, Cor; Juurlink, Ben
Meenderinck, Cor; Azevedo, Arnaldo; Juurlink, Ben; Álvarez Mesa, Mauricio; Ramírez Bellido, Alejandro
Azevedo, Arnaldo; Meenderinck, Cor; Juurlink, Ben; Terechko, Andrei; Hoogerbrugge, Jan; Álvarez Mesa, Mauricio; Ramírez Bellido, Alejandro
 

Coordination

 

Supporters