|
Title:
|
Design of complex circuits using the via-configurable transistor array regular layout fabric
|
|
Author:
|
Pons Solé, Marc; Moll Echeto, Francisco de Borja; Rubio Sola, Jose Antonio; Abella Ferrer, Jaume; Vera Rivera, Francisco Javier; González Colás, Antonio María
|
|
Other authors:
|
Universitat Politècnica de Catalunya. Departament d'Arquitectura de Computadors; Universitat Politècnica de Catalunya. Departament d'Enginyeria Electrònica |
|
Abstract:
|
Layout regularity will be mandatory for future CMOS technologies to mitigate manufacturability issues. However, existing CAD tools do not meet the needs imposed by regularity constraints. In this paper we present a new method for regular layout generation with Via-Configurable Transistor Arrays focusing on reducing the area overhead associated to regularity. Results for ISCAS85 benchmarks in the 45nm technology node are provided showing that comparable areas to the standard cell approach can be obtained. |
|
Publication date:
|
2012-05-10 |
|
Subject(s):
|
Àrees temàtiques de la UPC::Enginyeria electrònica i telecomunicacions::Microelectrònica::Circuits integrats
Integrated circuits.
Circuits integrats
Circuits integrats digitals |
|
Rights:
|
Restricted access - publisher's policy |
|
Document type:
|
Conference Object |
|
Share:
|
|
